

## STEPPED-ETCHING FOR PRESERVING CRITICAL DIMENSIONS IN THROUGH-WAFER DEEP REACTIVE ION ETCHING OF THICK SILICON

*S. E. Alper<sup>1\*</sup>, A. Aydemir<sup>1</sup>, and T. Akin<sup>1,2</sup>*

<sup>1</sup>Middle East Technical University, MEMS Research and Application Center, Ankara, TURKEY

<sup>2</sup>Middle East Technical University, Dept. of Electrical and Electronics Eng., Ankara, TURKEY

### ABSTRACT

This paper presents the experimental investigation of stepped deep reactive ion etching (DRIE) process in order to minimize critical-dimension (CD) variations due to local heating observed in through-wafer etch of 100 $\mu\text{m}$ -thick, high aspect ratio silicon microstructures that are suspended over glass substrate. Classical methods of cooling the substrate, using a heat-sink layer, or increasing the thickness of sidewall passivation in general turns out to be insufficient for preventing excessive damage in critical dimensions during deep etches. Alternatively, stepped etching is evaluated for improving the CD variation in deep through-wafer etch. Preliminary results indicate that the CD variation improves from +2.56 $\mu\text{m}$  to +0.55 $\mu\text{m}$  for a 2 $\mu\text{m}$ -wide and 100 $\mu\text{m}$ -deep capacitive comb finger gap, by using 7 successive DRIE steps with 10min etch and 20min interrupt periods, compared to a single 70min DRIE without any interrupt.

### KEYWORDS

Deep reactive ion etching (DRIE), high-aspect ratio micromachining, DRIE heating effect.

### INTRODUCTION

Heat induced over suspended silicon structures during etch is transferred to the cooled substrate through narrow trenches until these trenches are completely etched. Once non-critical wider trenches are etched through, the entire thermal load is then carried by critical structures with minimum trench gaps, resulting in local heating around them [1]. Cooling the substrate is observed to be insufficient for controlling this local heating, since the thermal conductance of critical structures significantly decrease towards the end of the etch and become a limiting factor in heat transfer. As a result of limited heat conduction, significant CD variations are observed in deep through-wafer etches by increased sidewall etch rate. One solution to this problem is proposed as coating a sacrificial metal layer under silicon, acting as a heat sink throughout the etching [2, 3, 4]. However, the thickness of this metal layer is usually in sub-micrometer range, and therefore, it cannot always act as an effective heat sink under the 100 $\mu\text{m}$ -thick silicon. Another solution is to play with DRIE process parameters during etch [1, 5], which will only work for some small-area suspended structures and for a limited etch period.

This research is based on a simpler and more generalized method of applying a step-by-step through-wafer etch instead of a one-time etch, allowing the critical structures cool down to the substrate temperature within the etch interrupt periods.

### THROUGH-WAFER FABRICATION PROCESS

The fabrication process is based on silicon-on-glass micromachining [3], while interconnect and pad metallization is patterned over the glass substrate instead of silicon as in [3]. Figure 1 shows the process flow, on which this etch optimization study is conducted. Process starts with anchor formation on a 500 $\mu\text{m}$ -thick glass substrate followed by patterning of Cr/Au interconnect metallization. Next, a thin Cu or Al shield metal is patterned at the bottom of the thin silicon substrate, which will act both as an etch-stop layer for through-wafer DRIE and a heat-sink. After anodically bonding the silicon and glass substrates, the silicon is through-wafer etched using DRIE until reaching the metal etch-stop layer. Finally, the etch mask for DRIE and the etch-stop layer are removed and the structures are released following an alcohol rinse.






Figure 1: Process flow for through-wafer etching of silicon.

## LOCAL HEATING OBSERVED IN CRITICAL MICROSTRUCTURES

Process flow of Figure 1 is straightforward until through-wafer etching of the 100 $\mu\text{m}$ -thick silicon substrate (Figure 1-e). This etching step, however, requires additional care as it directly determines the variations in the critical dimensions of suspended silicon structures. Figure 2 shows the SEM pictures of the capacitive comb fingers through-etched by DRIE within 70min without any interrupts. Here, the width of the capacitive gap is measured to be 4.56 $\mu\text{m}$  at the trench top, corresponding to a CD enlargement of 128% considering the nominal layout value of 2 $\mu\text{m}$ . The lithography step for patterning the DRIE etch mask is responsible only for 0.2 $\mu\text{m}$  of the observed CD variation. The remaining part is determined by DRIE and basically dominated by local heating of suspended silicon structures during etch.



(a)



(b)

Figure 2: SEM pictures of the capacitive comb fingers through-etched by DRIE within 70min without any interrupts. (a) Capacitive gaps are enlarged to about 4.5 $\mu\text{m}$  from 2 $\mu\text{m}$  layout value. (b) Excessive deformation of sidewall passivation.

Figure 3 illustrates the local heating problem that face suspended silicon microstructures during DRIE through-wafer etch by showing the conceptual variation of thermal cooling paths in time for these critical structures. The variation of thermal cooling paths is a result of aspect-ratio dependent etch (ARDE) in DRIE [6], which results in the fact that the smaller openings are etched in a longer period of time. On the other hand, maximizing the sensitivity of capacitive sensors requires the use of minimum-size capacitive gap opening and minimum comb width, i.e., being the critical dimensions of the sensor. These critical structures remain as the only thermal paths towards the end of DRIE through-wafer etch, for cooling some large-area suspended silicon structures attached to them. This phenomena result in local heating of critical structures, which cause significant CD and performance variation for the fabricated capacitive sensor structures [3]. Dividing a long through-wafer etch process in shorter and successive etching/cooling steps can significantly reduce the deformations due to local heating, which is experientially verified and the results presented in the next section.




Figure 3: Illustration of local heating problem and the conceptual variation of thermal cooling paths in time for suspended silicon microstructures. The time variation of thermal paths closely depends on the mask layout.

## EXPERIMENTAL RESULTS FOR STEPPED THROUGH-WAFER ETCHING

Figure 4 shows the results of a stepped through-wafer etch applied on an inertial sensor prototype. The process consists of 7 DRIE steps each being 10min long and having 20min post-etch interrupts. It is observed that 20 $\mu\text{m}$  openings are through-etched within 40min, while it takes 50min, 60min, and 70min for the etch to be completed in 10 $\mu\text{m}$ , 3 $\mu\text{m}$ , and 2 $\mu\text{m}$  wide trenches, respectively, due to aspect-ratio dependent etch (ARDE) characteristics of DRIE [6].




Figure 4. Results of a stepped through-wafer etch applied on an inertial sensor prototype. Process consists of 7 DRIE steps each being 10min long and having 20min post-etch interrupt.

Figure 5 shows the variation of normalized thermal conductance of suspended silicon frame on which the comb fingers with critical dimensions are attached. The ARDE effect complicates the stepped-etch optimization, since the total thermal resistance and resulting local heating associated with suspended structures increase significantly as the etch proceeds towards the end.

Figure 6 verifies this hypothesis by showing close-up pictures of the comb fingers after the last four etch steps,

indicating that severe sidewall destruction occurs within the last etch step as the thermal load on the comb fingers significantly increases after 60min etch.




Figure 5. Variation of normalized thermal conductance of suspended silicon frame on which the comb fingers with critical dimensions are attached





Figure 6: Close-up photographs of the comb fingers (photoresist etch mask not stripped) within the last 30min of the etch following a 40min stepped DRIE, indicating that severe sidewall destruction occurs within the last etch step as the thermal load increases on the comb fingers.

Figure 7 shows the nominal 2 $\mu\text{m}$ -wide comb gap, which is enlarged to 2.55 $\mu\text{m}$  from the top after 7x10min stepped-etch corresponding to a CD enlargement of only 27.5%, i.e., about 5 times better than what has been achieved with single 70min DRIE without any interrupt. The average gap width is 3.46 $\mu\text{m}$  corresponding to an aspect ratio close to 30 with a profile angle of 89.5°.



(a) Top side after 70 min. Capacitive gap:  $2.55\mu\text{m}$



(b) Bottom side after 70 min. Capacitive gap:  $4.36\mu\text{m}$

Figure 7: The nominal  $2\mu\text{m}$ -wide comb gap is enlarged to  $2.55\mu\text{m}$  from the top after  $7 \times 10\text{min}$  stepped-etch corresponding to a CD enlargement of only 27.5%, about 5 times better than what has been achieved with single 70min DRIE without any interrupt. An average aspect ratio close to 30 is achieved with a profile angle of  $89.5^\circ$ .

## CONCLUSIONS

Preserving the critical dimensions in through-wafer deep reactive ion etching of thick silicon microstructures requires sufficient cooling of the substrate during the etch. This is simply because of the fact that the thermal conductance required for cooling large-area suspended silicon structures significantly reduces during the etch, resulting in local heating around the remaining thermal conductance paths. In general, these remaining paths consist of some critical structures either with minimum spacing or feature size, such as comb capacitors or flexure beams. The method proposed in this paper against local heating is to perform a stepped-etch process consisting of multiple etch steps, the period of each step being shorter than the required total etch period, while sufficient cooling periods are inserted between successive etch steps.

Experimental verification of the proposed method is performed on sensor prototypes fabricated using an

in-house silicon-on-glass fabrication process. It has been observed that a  $2\mu\text{m}$  capacitive gap enlarges to more than  $4.5\mu\text{m}$ , indicating a CD enlargement greater than 125%, during a  $100\mu\text{m}$  deep through wafer etch performed by a single DRIE step of 70min long. On the other hand, the same sensor structure etched with 7 successive DRIE steps each 10min long and interrupted by 20min long cooling steps resulted in the same capacitive gap size being enlarged to only about  $2.5\mu\text{m}$ , corresponding to a CD enlargement of about 25%.

In summary, stepped etching improves the cooling of critical structures during a through-wafer etch process. On the other hand, it may be considered to reduce the period and increase the number of etch steps towards the end of a deep etch, for further reduction in CD variation and successful fabrication of very high aspect ratio suspended microstructures by deep through-wafer etching.

## ACKNOWLEDGEMENTS

The authors would like to thank to Mr. Erdinc Tatar and Mr. Mert Torunbalci from METU-MEMS Research and Application Center for their helps in the fabrication of prototype sensor structures and photography.

## REFERENCES

- [1] A. Bertz, M. Kuchler, R. Knofler, and T. Gessner, "A Novel High Aspect Ratio Technology for MEMS Fabrication Using Standrad Silicon Wafers", *Sensors and Actuators A*, vol. 97-98, pp. 691-701, 2002.
- [2] Y. Ruan, T. Ren, L. Liu, and D. Zhang, "Methods to Protect Silicon Microstructures from Damages in Deep Reactive Ion Etching", *Proc. of Int. Workshop on Electron Devices and Semiconductor Technology*, Beijing, June 3-4, 2007, pp. 101-105.
- [3] S. E. Alper, Y. Temiz, and T. Akin, "A Compact Angular Rate Sensor System Using a Fully-Decoupled Silicon-on-Glass MEMS Gyroscope," *J. Microelectromechanical Systems*, vol. 17, no. 6, pp. 1418-1429, 2008.
- [4] C.-H. Kim and Y.-K. Kim, "Prevention Method of a Notching Caused by Surface Charging in Silicon Reactive Ion Etching," *J. Micromechanics and Microengineering*, vol. 15, pp. 358-361, 2005.
- [5] J. Chae, H. Kulah, and K. Najafi, "A Hybrid Silicon-on-Glass (SOG) Lateral Micro-Accelerometer with CMOS Readout Circuitry," in *Proc. IEEE Micro Electro Mechanical Systems Workshop (MEMS'02)*, Las Vegas, CA, January 20-24, 2002, pp. 623-626.
- [6] J. Kiimahaki and S. Franssila, "Pattern Shape Effects and Artefacts in Deep Silicon Etching" *J. Vac. Sci. Technol. A*, vol. 17, no. 4, pp. 2280-2285, 1999.

## CONTACT

\* Dr. Said Emre Alper, tel: +90-312-210-4415; said@metu.edu.tr