

Systematic Approach to Ultra-Wideband Low Noise Amplifier Design in CMOS technology

Parisa Momen Roodaki¹, *Member, IEEE*, Maryam Baghban Kondori¹, *Member, IEEE* and Parviz Amiri², *Member, IEEE*

¹Department of Electrical and Computer Engineering, Shariaty University, Tehran, IRAN

²Department of Electrical Engineering, Shahid Rajaei University, Tehran, IRAN

Email: parisa.roodaki@yahoo.com, maryam.kondori@gmail.com, p_amiri@srutu.edu

Abstract – A systematic approach to CMOS Low Noise Amplifier design is presented. This Method uses a new input impedance matching technique based on LC Ladder Matching Networks. With This approach a LNA is implemented in ADS2006. Simulations results for 0.13 μ m TSMC technology shows a very low noise figure less than 1.75dB and power gain up to 20dB in middle frequency. S11 and S22 are less than -7 dB and -10 dB in average respectively. This amplifier consumes only 8.846mw power with 1v supply voltage.

I. INTRODUCTION

Low noise amplifier is the most important component of the receiver front end, due to the fact that it can determine the total noise figure of the receiver system. Designing this part includes many constraints which make total design challenging. Some of these considerations are low noise figure, sufficient gain without contributing much noise, input and output matching improvement and low power consumption. So a well design for this stage plays an important role in performance of the receiver system. New designs are working in wide and high frequency bands like Ultra Wide Band. Since Federal Communications Commission (FCC) allocated the frequency 3.1GHz-10.6GHz to Ultra Wide Band systems in February 2002, the big problem was lack of a systematic approach for designing LNA. Our purpose in this paper is presenting a systematic procedure for designing Ultra-Wideband low noise amplifier based on mathematical relations.

General structure of the amplifier is discussed in part II. In part III, a new approach is described for input impedance matching of LNA using LC Ladder Matching Networks and source degeneration inductor. output matching is presented in part IV. Simulations results are

coming in part V. finally we conclude this paper in part VI.

II. AMPLIFIER STRUCTURE

First we must design the core of the amplifier. At the first sight it seems that using multiple stages will increase the voltage gain and it causes canceling the noise of other stages more. But using several stages will increase power dissipation and consequently total noise figure of the system. So using one amplifier stage which provides suitable gain and occupying minimum space is more preferred. Indeed the gain must not be too high, otherwise the large interfering signals will exceed that can be handled by the limit mixer's linearity [3].

CMOS technology is preferred to BJT because of lower noise, simpler and lower cost manufacturing. So we use MOSFET cascode structure in order to amplify received signal.

In order to optimize noise figure without affecting the input impedance we use degeneration inductor method which causes to generate a real part in the input impedance of the amplifier [2]. Indeed minimum degeneration inductance in wire bond package can not be lower than 0.5nH [2] so we choose source inductor about 0.8nH.

III. INPUT IMPEDANCE MATCHING

For maximum power transmission from source to the load, input and output of LNA must possess a stable input and output impedance for about 50ohm over the frequency range of interest.

There are a lot of ways for input impedance matching. The first and simplest method is using real resistor. This resistor could have real impedance of 50 ohm in all over the frequency range of interest. But because of high thermal noise of this structure which causes the noise

figure become more than 6dB, this method is not preferred. Another way of input matching is using common-gate stage. The input impedance of this stage is $1/g_{ms}$. Where g_{ms} is transconductance and would not change a lot in higher frequencies but this structure have a little more noise figure due to using transistor for matching also the gain of this structure isn't so much. Indeed all these structures could design in differential mode in order to cancel common noise of the system. But this structure will occupy more space and increase power dissipation.

Another way of input matching is using noise less components like inductors and capacitances. Some common RLC circuits which are used for impedance matching like L, T and Π models and Impedance Inverting Technique [1] has low noise figure. But they only work in resonance frequency or have the restriction of appearing negative impedance.

For increasing the bandwidth, the matching operation must be done in several steps. In this paper we will introduce a new LC ladder matching network for input impedance matching. The following Fig.1 shows the suggested matching network.




Fig. 1 Two stages LC ladder matching network

We can derive some equations for calculating the value of each X_{sn} or X_{pn} (reactive elements). After calculating absolute value for each of them we can replace a capacitor or inductor according to the application of each element. Because of integrated circuit considerations on minimum area occupying, we have to use inductors and capacitors as less as possible, so usually we try to obtain matching requirements by only a two stage ladder network and we provide related equations.

As it's shown in Fig. 2(a), Ladder network is constructed from sub-circuits named L networks; also the matching equivalent of an L network is shown in Fig. 2(b).

If we have a series combination of a resistor R_s

and reactance X_s , equivalent impedance Z_s and quality factor Q_s can be calculated through (1).

$$Z_s = R_s + jX_s ; Q_s = \frac{|X_s|}{R_s} \quad (1)$$

The same parameters can be derived for parallel combination of X_p and R_p through (2).

$$Z_p = \frac{jR_p X_p}{R_p + jX_p} ; Q_p = \frac{R_p}{|X_p|} \quad (2)$$

If we want to obtain an equivalent parallel circuit from series or vice versa, we have to apply (3) and (4) for calculating new values,

$$R_s = \frac{R_p}{1 + Q_p^2} ; X_s = \frac{Q_p^2}{1 + Q_p^2} X_p \quad (3)$$

$$R_p = (1 + Q_p^2) R_s ; X_p = \frac{1 + Q_p^2}{Q_p^2} X_s \quad (4)$$

According to definition of the Q_s , and set it equal to Q_p , we have (5).

$$Q_s = \frac{|X_s|}{R_s} = Q_p \quad (5)$$

For the first sub-circuit in Fig. 2(a) we assume that $R_p > R_1$, $R_1 > R_s$, $X_{p1} X_{s1} < 0$ and $X_{p2} X_{s2} < 0$.





Fig. 2 (a) Illustration of L sub circuits for two stages ladder network. (b) Illustration of matching equivalent for first L sub circuit.

Matching will be occurred if R_s transformed to R_1 and X_{s1} to $-X_{p1}$ (to have conjugated impedances in both sides). Equations (3-5) implies (6) for obtaining conjugation condition.

$$Q_s = Q_p = \sqrt{\frac{R_1}{R_s} - 1} \quad (6)$$

So we can calculate reactance values through equation (7).

$$|X_{s1}| = R_s Q_{s1}; |X_{p1}| = \frac{R_1}{Q_{p1}} \quad (7)$$

This single stage is able to do the complete matching just in one frequency and the bandwidth is $BW = \omega_0 / Q_t$ in which Q_t is the total quality factor of the circuit.

$$Q_t = \frac{R_p / 2}{|X_{p1}|} = \frac{1}{2} Q_p = \frac{1}{2} Q_s \quad (8)$$

Right now we can generalize this procedure to more stages and obtain desirable wider bandwidth. For this object we assume R_1 as a virtual resistance and couple it to the next L stage this is illustrated in Fig. 1. Related values for two stage ladder is calculated simply by equating quality factor of two consequent L networks and finally results (9).

$$\frac{R_1}{R_s} = \frac{R_2}{R_1}; Q = \sqrt{\frac{R_1}{R_s} - 1}$$

$$|X_{S1}| = Q \times R_s; |X_{S2}| = Q \times R_1 \quad (9)$$

$$|X_{P1}| = \frac{R_2}{Q}; |X_{P2}| = \frac{R_s}{Q}$$

Since this matching network is performed to operate as a Band Pass filter and for the biasing consideration, we choose X_{p1} and X_{s2} as a capacitor and X_{s1} and X_{p2} as an inductor. Applying capacitor and inductor definition we can find their related values.

$$L_1 = \frac{X_{S1}}{2\pi f_0}; L_2 = \frac{X_{P2}}{2\pi f_0} \quad (10)$$

$$C_1 = \frac{1}{2\pi f_0 X_{P1}}; C_2 = \frac{1}{2\pi f_0 X_{S2}}$$

After combining this input matching network with cascode stage, according to Fig. 3, the input impedance of cascode stage presents with (11):

$$Z_{in} = R_{in} + jX_{in} = \frac{g_m L_s}{C_{gs}} + j(\omega L_s - \frac{1}{\omega C_{gs}}) \quad (11)$$

We can neglect imaginary part of this impedance in resonance frequency. R_p in Fig.1 is equivalent to R_{in} in equation (11), so we must match impedance of source ($Z_s = R_s = 50\Omega$) with R_{in} .




Fig. 3 Input matching

As we choose L_s as 0.8nH , and with help of g_m and C_{gs} formulas and $0.13\mu\text{m}$ TSMC technology parameters, R_{in} will be found through (12).

$$g_m = \mu_n C_{ox} \left(\frac{W}{L}\right) V_{eff}; C_{gs} = \frac{2}{3} (C_{ox} W L)$$

$$R_{in} = \frac{g_m L_s}{C_{gs}} = \frac{3\mu_n V_{eff} L_s}{2L^2} = 93.4\Omega \quad (12)$$

From equation (9, 10, 12), the values of L_1 , C_1 , C_2 and L_2 are calculated as 0.8nH , 0.235pF , 0.641pF and 4nH respectively.

The cascode size of transistors could calculate simply by paying attention to this point that the imaginary part of Z_{in} must be zero in resonance frequency. Since you choose the value of L_s , C_{gs} could be found through (13).

$$\omega_c^2 = \frac{1}{L_s C_{gs}} \quad (13)$$

With help of C_{gs} formula, W or the size of transistors evaluates. The proper value of W in this structure was $120\mu\text{m}$.

IV. OUTPUT IMPEDANCE MATCHING

We could use the same input impedance matching technique for output matching. In order to use this method first we must know r_{ds} and C_{ds} of second cascode transistor. r_{ds} is related to λ

parameter which was not obvious in 0.13μm. But a simple way for out put matching is using source follower stage [5]. Output impedance of this stage is simply defined by 1/g_m. As mentioned before, this parameter couldn't change in higher frequencies so we can have constant output impedance using this approach.

According to value of g_m, current bias and W will choose from (14).

$$g_m = \mu_n C_{ox} (W/L) V_{eff} = 2 \sqrt{\frac{\mu_n C_{ox} W}{2L} I_D} \quad (14)$$

Fig. 4 shows the overall schematic of designed LNA.




Fig. 4 Overall Schematic of designed LNA

We assume L_{RFC} is equal to 3nH. But It is a trade off in choosing L_s and L_{RFC}; we can reach lower S₁₁ with decreasing the values of L_s while noise figure will increase. Also increasing L_{RFC} will decrease frequency peak of S₂₁.

Simulation results show that with biasing voltage about 0.65v, the current consumption of cascode stage is about 3.92 mA and total power consumption with 1v supply voltage is 8.846mW.

V. SIMULATION RESULTS

Simulation Results for 0.13μm technology in Full band of UWB are shown in Fig. 5-11.

The noise figure of designed LNA (Fig. 5) is less than 1.75dB due to using noise less components for input impedance matching and shows very good noise performance for Ultra-Wideband LNA.




Fig. 5 Noise Figure is less than 1.75dB over the Full band of UWB

S₂₁ which shows the overall gain is more than 10dB in all over the UWB and it reaches to 25dB in middle frequency.



Fig. 6 S₂₁ or Gain is more than 10dB in Full band of UWB

S₁₁ and S₂₂ which show input and output impedance matching are shown in figure 7-10. Simulation results shows S₁₁ below -7dB and S₂₂ less than -10dB in average over the target bandwidth which shows reasonable input and output matching for a systematic approach design.



Fig. 7 S₁₁

Also S₁₁ and S₂₂ will be improved by decreasing the value of L_s.



Fig. 8 S11 by decreasing Ls




Fig. 9 S22



Fig. 10 S22 by decreasing Ls

Since we use cascode architecture S12 is less than -35dB and shows good isolating between input and output of LNA.



Fig. 11 S12

VI. CONCLUSION

Based on the theoretical and practical analysis, a systematic mathematical relation based procedure for design of an UWB CMOS LNA presented in this paper. Designed LNA achieves up to 10dB power gain with a suppressed NF less than 1.75dB over the full band of UWB. This systematic approach provides good input and output matching while consuming only 8.846mw with 1V supply voltage.

ACKNOWLEDGEMENT

We appreciate Professor Khalaj Amir Hoseini from University of science and technology of Tehran and Dr. Oskooie from Tehran University for all their supports and efforts.

REFERENCES

- [1] H. J.Lee, D.S. Ha and S. S. Choi, "A systematic approach to CMOS Low Noise Amplifier design for Ultra Wide Band Applications," *IEEE journal*, 2005.
- [2] A. Ismail and A. Abidi, "A 3–10-GHz Low-Noise Amplifier With Wideband LC-Ladder Matching Network," *IEEE J.Solid-State Circuits*, vol.39, no.12, pp.2269–2277, 2004.
- [3] A. Nabavi, course of CMOS Low Noise Amplifier, WWW.MODARES.AC.IR
- [4] P. Amiri, A. Nabavi, H. Gharaei, "A 10 GHz Reconfigurable UWB LNA in 130nm CMOS", Malaysia ICSE2006 Proc.2006.
- [5] Z.Amini, S.Choobkar and A. Nabavi, "A Low Noise Amplifier For Ultra-Wide band Systems", in 0.13 μ m COMS Technology" Faculty of Engineering Tarbiat Modares University. 2006.
- [6] F. Kalantari, N. Masoumi, "A Fully Integreated Dual-Band CMOS LNA for IEEE802.16a", *IEICE Electronics Express J.Solid-State*, 2006.
- [7] B Behzad Razavi, "RF microelectronics", Prentice-Hall, Inc., Upper Saddle River, NJ.